Craig Topper 7b0c41841e [RISCV] Move compressible registers to the beginning of the FP allocation order. ...

We don't have very many compressible FP instructions, just load and store.
These instruction require the FP register to be f8-f15.

This patch changes the FP allocation order to prioritize f10-f15 first.
These are also the FP argument registers. So I allocated them in reverse
order starting at f15 to avoid taking the first argument registers.
This appears to match gcc allocation order.

Reviewed By: asb

Differential Revision: https://reviews.llvm.org/D146488

2023-03-27 17:29:28 -07:00

11 KiB

Raw Blame History

View Raw