Luo, Yuanke 44e8a205f4 [fastregalloc] Enhance the heuristics for liveout in self loop. ...

For below case, virtual register is defined twice in the self loop. We
don't need to spill %0 after the third instruction `%0 = def (tied %0)`,
because it is defined in the second instruction `%0 = def`.

1 bb.1
2 %0 = def
3 %0 = def (tied %0)
4 ...
5 jmp bb.1

Reviewed By: MatzeB

Differential Revision: https://reviews.llvm.org/D125079

2022-06-21 09:18:49 +08:00

860 B

Raw Blame History

View Raw