Christian Ulmann 974f1ee58d [MLIR][LLVM][Mem2Reg] Relax type equality requirement for load and store (#87637) ...

This commit relaxes Mem2Reg's type equality requirement for the LLVM
dialect's load and store operations. For now, we only allow loads to be
promoted if the reaching definition can be casted into a value of the
target type.

For stores, the same conversion casting check is applied and we ensure
that their result is properly casted to the type of the memory slot.
This is necessary to satisfy assumptions of the general mem2reg pass, as
it creates block arguments with the types of the memory slot.

This relands https://github.com/llvm/llvm-project/pull/87504

2024-04-05 08:25:36 +02:00

46 KiB

Raw Blame History

View Raw