Logo
Explore Help
Register Sign In
caio/clang-p2996
1
0
Fork 0
You've already forked clang-p2996
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
e7a818fec88726844e8acbfeb43da94dea81f4ca
clang-p2996/llvm/lib/Target/PowerPC/PPCISelLowering.cpp
Kit Barton e48b1e1c4f While reviewing the changes to Clang to add builtin support for the vsld, vsrd, and vsrad instructions, it was pointed out that the builtins are generating the LLVM opcodes (shl, lshr, and ashr) not calls to the intrinsics. This patch changes the implementation of the vsld, vsrd, and vsrad instructions from from intrinsics to VXForm_1 instructions and makes them legal with P8 Altivec. It also removes the definition of the int_ppc_altivec_vsld, int_ppc_altivec_vsrd, and int_ppc_altivec_vsrad intrinsics.
llvm-svn: 231378
2015-03-05 16:24:38 +00:00

438 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink
Powered by Gitea Version: 1.25.1 Page: 34ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API