caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
ef2cdfe393d01cd4935c806387ac912b5a2c8ced
clang-p2996/llvm/test/CodeGen/Thumb2
History
David Green f37e132263 [ARM] Add VFP lowering for fptosi.sat 
This extends D107865 to the VFP insructions, lowering llvm.fptosi.sat
and llvm.fptoui.sat to VCVT instructions that inherently perform the
saturate.

Differential Revision: https://reviews.llvm.org/D107866
2021-09-03 18:11:08 +01:00
..
LowOverheadLoops
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-intrinsics
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
2009-07-17-CrossRegClassCopy.ll
…
2009-07-21-ISelBug.ll
…
2009-07-23-CPIslandBug.ll
…
2009-07-30-PEICrash.ll
…
2009-08-01-WrongLDRBOpc.ll
…
2009-08-02-CoalescerBug.ll
…
2009-08-04-CoalescerAssert.ll
…
2009-08-04-CoalescerBug.ll
[SimplifyCFG] Teach removeUndefIntroducingPredecessor to preserve DomTree
2021-01-02 01:01:20 +03:00
2009-08-04-ScavengerAssert.ll
…
2009-08-04-SubregLoweringBug2.ll
…
2009-08-04-SubregLoweringBug3.ll
…
2009-08-04-SubregLoweringBug.ll
OpaquePtr: Bulk update tests to use typed sret
2020-11-20 17:58:26 -05:00
2009-08-06-SpDecBug.ll
…
2009-08-07-CoalescerBug.ll
…
2009-08-07-NeonFPBug.ll
…
2009-08-08-ScavengerAssert.ll
…
2009-08-10-ISelBug.ll
…
2009-08-21-PostRAKill4.ll
…
2009-09-01-PostRAProlog.ll
…
2009-10-15-ITBlockBranch.ll
…
2009-11-01-CopyReg2RegBug.ll
…
2009-11-11-ScavengerAssert.ll
…
2009-11-13-STRDBug.ll
…
2009-12-01-LoopIVUsers.ll
…
2010-01-06-TailDuplicateLabels.ll
…
2010-01-19-RemovePredicates.ll
…
2010-02-11-phi-cycle.ll
[CPG][ARM] Optimize towards branch on zero in codegenprepare
2021-05-16 17:54:06 +01:00
2010-02-24-BigStack.ll
…
2010-03-08-addi12-ccout.ll
…
2010-03-15-AsmCCClobber.ll
…
2010-04-15-DynAllocBug.ll
…
2010-04-26-CopyRegCrash.ll
…
2010-05-24-rsbs.ll
…
2010-06-14-NEONCoalescer.ll
…
2010-06-19-ITBlockCrash.ll
…
2010-06-21-TailMergeBug.ll
…
2010-08-10-VarSizedAllocaBug.ll
…
2010-11-22-EpilogueBug.ll
…
2010-12-03-AddSPNarrowing.ll
…
2011-04-21-FILoweringBug.ll
…
2011-06-07-TwoAddrEarlyClobber.ll
…
2011-12-16-T2SizeReduceAssert.ll
…
2012-01-13-CBNZBug.ll
…
2013-02-19-tail-call-register-hint.ll
…
2013-03-02-vduplane-nonconstant-source-index.ll
…
2013-03-06-vector-sext-operand-scalarize.ll
…
aapcs.ll
…
active_lane_mask.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
aligned-constants.ll
…
aligned-nonfallthrough.ll
[ARM] Remove DLS lr, lr
2021-02-02 11:09:31 +00:00
aligned-spill.ll
…
bfi.ll
…
bfx.ll
…
bicbfi.ll
…
bug-subw.ll
…
buildvector-crash.ll
…
call-site-info-update.ll
…
carry.ll
…
cbnz.ll
…
cde-gpr.ll
…
cde-vec.ll
…
cde-vfp.ll
…
cmp-frame.ll
…
constant-hoisting.ll
…
constant-islands-cbz.ll
…
constant-islands-cbz.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
constant-islands-cbzundef.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
constant-islands-jump-table.ll
…
constant-islands-ldrsb.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
constant-islands-new-island-padding.ll
…
constant-islands-new-island.ll
…
constant-islands.ll
OpaquePtr: Update more tests to use typed sret
2020-11-20 20:08:43 -05:00
cortex-fp.ll
…
crash.ll
…
cross-rc-coalescing-1.ll
…
cross-rc-coalescing-2.ll
…
csel.ll
[ARM] Ensure CSINC has one use in CSINV combine
2021-04-29 10:59:14 +01:00
div.ll
…
emit-unwinding.ll
…
fir.ll
[ARM] Remove unused check labels. NFC
2020-11-12 08:37:46 +00:00
float-cmp.ll
…
float-intrinsics-double.ll
Update @llvm.powi to handle different int sizes for the exponent
2021-06-17 09:38:28 +02:00
float-intrinsics-float.ll
Update @llvm.powi to handle different int sizes for the exponent
2021-06-17 09:38:28 +02:00
float-ops.ll
…
fp16-stacksplot.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
frame-index-addrmode-t2i8s4.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
frame-pointer.ll
…
frameless2.ll
…
frameless.ll
…
high-reg-spill.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
ifcvt-cbz.mir
…
ifcvt-compare.ll
…
ifcvt-dead-predicate.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
ifcvt-minsize.ll
…
ifcvt-neon-deprecated.mir
…
ifcvt-no-branch-predictor.ll
[ARM] Make tests less dependent on scheduling. NFC
2020-11-05 08:26:55 +00:00
ifcvt-rescan-bug-2016-08-22.ll
…
ifcvt-rescan-diamonds.ll
[Local] Do not introduce a new llvm.trap before unreachable
2021-07-26 23:33:36 -05:00
inflate-regs.ll
…
inline-asm-i-constraint-i1.ll
…
inlineasm-error-t-toofewregs-mve.ll
…
inlineasm-mve.ll
…
inlineasm.ll
…
intrinsics-cc.ll
Update @llvm.powi to handle different int sizes for the exponent
2021-06-17 09:38:28 +02:00
intrinsics-coprocessor.ll
…
large-call.ll
…
large-stack.ll
…
ldr-str-imm12.ll
Allow rematerialization of virtual reg uses
2021-08-24 11:09:02 -07:00
lit.local.cfg
…
longMACt.ll
…
lsll0.ll
[ARM] Ensure instructions are simplified prior to GatherScatter lowering.
2021-06-10 20:18:12 +01:00
lsr-deficiency.ll
…
m4-sched-ldr.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
m4-sched-regs.ll
…
machine-licm.ll
…
mul_const.ll
…
mve-abs.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-basic.ll
…
mve-be.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-bitarith.ll
…
mve-bitcasts.ll
…
mve-bitreverse.ll
…
mve-blockplacement.ll
[ARM] Remove dead mov's in preheader of tail predicated loops
2021-02-11 10:48:20 +00:00
mve-bswap.ll
…
mve-ctlz.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-ctpop.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-cttz.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-div-expand.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-extractelt.ll
…
mve-extractstore.ll
[ARM] Optimize fp store of extract to integer store if already available.
2021-02-12 18:34:58 +00:00
mve-float16regloops.ll
Allow rematerialization of virtual reg uses
2021-08-24 11:09:02 -07:00
mve-float32regloops.ll
Allow rematerialization of virtual reg uses
2021-08-24 11:09:02 -07:00
mve-fma-loops.ll
[ARM] Clean up some tests, removing dead instructions. NFC
2021-05-22 13:38:00 +01:00
mve-fmas.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-fmath.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-fp16convertloops.ll
[ARM] Generate VDUP(Const) from constant buildvectors
2021-06-08 20:51:33 +01:00
mve-fp-negabs.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-fptosi-sat-vector.ll
[ARM] Add VFP lowering for fptosi.sat
2021-09-03 18:11:08 +01:00
mve-fptoui-sat-vector.ll
[ARM] Add VFP lowering for fptosi.sat
2021-09-03 18:11:08 +01:00
mve-frint.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-gather-increment.ll
[ARM] Implement isLoad/StoreFromStackSlot for MVE stack stores accesses
2021-07-27 09:11:58 +01:00
mve-gather-ind8-unscaled.ll
[ARM] Lower non-extended small gathers via truncated gathers.
2021-07-17 22:38:31 +01:00
mve-gather-ind16-scaled.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-gather-ind16-unscaled.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-gather-ind32-scaled.ll
[ARM] Add some opaque pointer gather/scatter tests. NFC
2021-07-07 22:03:53 +01:00
mve-gather-ind32-unscaled.ll
[ARM] Add some opaque pointer gather/scatter tests. NFC
2021-07-07 22:03:53 +01:00
mve-gather-optimisation-deep.ll
[ARM] Guard against loop variant gather ptr operands
2021-05-30 18:02:14 +01:00
mve-gather-ptrs.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-gather-scatter-opt.ll
[ARM] Add some opaque pointer gather/scatter tests. NFC
2021-07-07 22:03:53 +01:00
mve-gather-scatter-optimisation.ll
[ARM] Add some opaque pointer gather/scatter tests. NFC
2021-07-07 22:03:53 +01:00
mve-gather-scatter-ptr-address.ll
[ARM] Add some opaque pointer gather/scatter tests. NFC
2021-07-07 22:03:53 +01:00
mve-gather-scatter-tailpred.ll
[ARM] Add some opaque pointer gather/scatter tests. NFC
2021-07-07 22:03:53 +01:00
mve-gather-tailpred.ll
[ARM] Don't handle low overhead branches in AnalyzeBranch
2021-01-18 17:16:07 +00:00
mve-gather-unused.ll
[ARM] Ensure instructions are simplified prior to GatherScatter lowering.
2021-06-10 20:18:12 +01:00
mve-gatherscatter-mmo.ll
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-halving.ll
…
mve-laneinterleaving-cost.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-laneinterleaving.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-ldst-offset.ll
…
mve-ldst-postinc.ll
…
mve-ldst-preinc.ll
…
mve-ldst-regimm.ll
…
mve-loadstore.ll
[ARM] Remove unused check labels. NFC
2020-11-12 08:37:46 +00:00
mve-masked-ldst-offset.ll
[ARM] Remove unused check labels. NFC
2020-11-12 08:37:46 +00:00
mve-masked-ldst-postinc.ll
[ARM] Remove unused check labels. NFC
2020-11-12 08:37:46 +00:00
mve-masked-ldst-preinc.ll
[ARM] Remove unused check labels. NFC
2020-11-12 08:37:46 +00:00
mve-masked-ldst.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-masked-load.ll
Fix the default alignment of i1 vectors.
2021-07-31 14:09:59 -07:00
mve-masked-store.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-memtp-branch.ll
[ARM] Revert WLSTP to DLSTP if the target block is out of range
2021-08-02 10:59:52 +01:00
mve-memtp-loop.ll
[ARM] Revert WLSTP to DLSTP if the target block is out of range
2021-08-02 10:59:52 +01:00
mve-minmax.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-minmaxi.ll
[ARM] Add MVE min/max intrinsic tests. NFC
2021-08-19 14:33:34 +01:00
mve-multivec-spill.ll
[CodeGen][regalloc] Don't align stack slots if the stack can't be realigned
2021-06-11 16:49:12 +01:00
mve-neg.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-nofloat.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-nounrolledremainder.ll
[ARM] KnownBits for CSINC/CSNEG/CSINV
2021-03-04 08:40:20 +00:00
mve-phireg.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-postinc-dct.ll
Allow rematerialization of virtual reg uses
2021-08-24 11:09:02 -07:00
mve-postinc-distribute.ll
[ARM] Improve WLS lowering
2021-03-11 17:56:19 +00:00
mve-postinc-distribute.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-postinc-lsr.ll
[CodeGen][regalloc] Don't align stack slots if the stack can't be realigned
2021-06-11 16:49:12 +01:00
mve-pred-and.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-pred-bitcast.ll
Fix the default alignment of i1 vectors.
2021-07-31 14:09:59 -07:00
mve-pred-build-const.ll
…
mve-pred-build-var.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-pred-const.ll
…
mve-pred-constfold.ll
[ARM] MVE vcreate tests, for dual lane moves. NFC
2020-12-10 09:17:34 +00:00
mve-pred-convert.ll
…
mve-pred-ext.ll
[ARM] Correct type of setcc results for FP vectors
2021-06-16 11:11:03 +01:00
mve-pred-loadstore.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-pred-not.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-pred-or.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-pred-selectop2.ll
[ARM] Update target triple in tests. NFC
2020-10-30 15:06:49 +00:00
mve-pred-selectop3.ll
[ARM] Update target triple in tests. NFC
2020-10-30 15:06:49 +00:00
mve-pred-selectop.ll
[ARM] Update target triple in tests. NFC
2020-10-30 15:06:49 +00:00
mve-pred-shuffle.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-pred-spill.ll
[ARM] Remove unused check labels. NFC
2020-11-12 08:37:46 +00:00
mve-pred-threshold.ll
[ARM] Remove DLS lr, lr
2021-02-02 11:09:31 +00:00
mve-pred-vctpvpsel.ll
[ARM] Generate VDUP(Const) from constant buildvectors
2021-06-08 20:51:33 +01:00
mve-pred-vselect.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-pred-xor.ll
[ARM] Ensure instructions are simplified prior to GatherScatter lowering.
2021-06-10 20:18:12 +01:00
mve-qrintr.ll
…
mve-satmul-loops.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-saturating-arith.ll
[ISel] Expand saddsat and ssubsat via asr and xor
2021-08-19 16:08:07 +01:00
mve-scatter-increment.ll
[ARM] Add some opaque pointer gather/scatter tests. NFC
2021-07-07 22:03:53 +01:00
mve-scatter-ind8-unscaled.ll
[ARM] Lower MVETRUNC to stack operations
2021-06-26 22:12:57 +01:00
mve-scatter-ind16-scaled.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-scatter-ind16-unscaled.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-scatter-ind32-scaled.ll
[ARM] Use rq gather/scatters for smaller v4 vectors
2021-06-15 17:06:15 +01:00
mve-scatter-ind32-unscaled.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-scatter-ptrs.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-selectcc.ll
[ARM] Ensure instructions are simplified prior to GatherScatter lowering.
2021-06-10 20:18:12 +01:00
mve-sext-masked-load.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-sext.ll
[ARM] Introduce MVEEXT ISel lowering
2021-07-13 07:21:20 +01:00
mve-shifts-scalar.ll
[ARM] Remove DLS lr, lr
2021-02-02 11:09:31 +00:00
mve-shifts.ll
[ARM] Generate VDUP(Const) from constant buildvectors
2021-06-08 20:51:33 +01:00
mve-shuffle.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-shuffleext.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-shufflemov.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-simple-arith.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-soft-float-abi.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-stack.ll
…
mve-stacksplot.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-tailpred-loopinvariant.ll
[ARM] Recognize VIDUP from BUILDVECTORs of additions
2021-04-27 19:33:24 +01:00
mve-tp-loop.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vabd.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-vabdus.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vaddqr.ll
[ARM] Use half directly for args/return types in test. NFC
2021-01-25 17:50:19 +00:00
mve-vaddv.ll
[ARM] Attempt to distribute reductions
2021-07-30 14:48:31 +01:00
mve-vcmp.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-vcmpf.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vcmpfr.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vcmpfz.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vcmpr.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-vcmpz.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-vcreate.ll
[ARM] Simplify VMOVRRD from extracts of buildvectors
2021-02-01 16:09:25 +00:00
mve-vctp.ll
…
mve-vcvt16.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vcvt-fixed-to-float.ll
[ARM] Transform a floating-point to fixed-point conversion to a VCVT_fix
2021-07-01 15:10:40 +01:00
mve-vcvt-float-to-fixed.ll
[ARM] Transform a floating-point to fixed-point conversion to a VCVT_fix
2021-07-01 15:10:40 +01:00
mve-vcvt.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vdup.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vecreduce-add.ll
[ARM] Extend more reductions during lowering
2021-07-19 08:58:03 +01:00
mve-vecreduce-addpred.ll
[ARM] Extend more reductions during lowering
2021-07-19 08:58:03 +01:00
mve-vecreduce-bit.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-vecreduce-fadd.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vecreduce-fminmax.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vecreduce-fmul.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vecreduce-loops.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vecreduce-mla.ll
[ARM] Switch order of creating VADDV and VMLAV.
2021-07-31 16:28:52 +01:00
mve-vecreduce-mlapred.ll
[ARM] Switch order of creating VADDV and VMLAV.
2021-07-31 16:28:52 +01:00
mve-vecreduce-mul.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-vecreduce-slp.ll
[ARM] Fix DAG combine loop in reduction distribution
2021-08-12 16:37:39 +01:00
mve-vector-spill.ll
…
mve-vfma.ll
…
mve-vhadd.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vhaddsub.ll
…
mve-vidup.ll
[ARM] Recognize VIDUP from BUILDVECTORs of additions
2021-04-27 19:33:24 +01:00
mve-vld2-post.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vld2.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vld3.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vld4-post.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vld4.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vldshuffle.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vldst4.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vmaxnma-commute.ll
[ARM] Improve WLS lowering
2021-03-11 17:56:19 +00:00
mve-vmaxnma-tailpred.ll
[ARM] Add missing validForTailPredication for VMINNM/VMAXNM
2021-08-31 18:19:03 +01:00
mve-vmaxv-vminv-scalar.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-vmaxv.ll
…
mve-vmla.ll
…
mve-vmovimm.ll
[ARM] Generate VDUP(Const) from constant buildvectors
2021-06-08 20:51:33 +01:00
mve-vmovn.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vmovnstore.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vmulh.ll
[ARM] Add patterns for vmulh
2021-05-26 09:22:12 +01:00
mve-vmull-loop.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-vmull-splat.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vmull.ll
…
mve-vmulqr.ll
…
mve-vmvnimm.ll
[ARM] Generate VDUP(Const) from constant buildvectors
2021-06-08 20:51:33 +01:00
mve-vpsel.ll
…
mve-vpt-2-blocks-1-pred.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-2-blocks-2-preds.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-2-blocks-ctrl-flow.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-2-blocks-non-consecutive-ins.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-2-blocks.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-3-blocks-kill-vpr.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-block-1-ins.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-block-2-ins.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-block-4-ins.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-block-debug.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-block-elses.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-block-fold-vcmp.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-block-kill.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-block-optnone.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-blocks.ll
…
mve-vpt-from-intrinsics.ll
…
mve-vpt-nots.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-optimisations.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vpt-preuse.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-vqdmulh-minmax.ll
[ARM] Fix VQDMULH fold for scalar smin
2021-08-21 16:33:18 +01:00
mve-vqdmulh.ll
[ARM] Expand types handled in VQDMULH recognition
2021-07-15 14:47:53 +01:00
mve-vqmovn-combine.ll
[ARM] Update target triple in tests. NFC
2020-10-30 15:06:49 +00:00
mve-vqmovn.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-vqshrn.ll
[ARM] Create VMOVRRD from adjacent vector extracts
2021-04-20 15:15:43 +01:00
mve-vst2-post.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vst2.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vst3.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vst4-post.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vst4.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
mve-vsubqr.ll
…
mve-widen-narrow.ll
[ARM] Introduce MVEEXT ISel lowering
2021-07-13 07:21:20 +01:00
mve-wls-block-placement.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-zext-masked-load.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
peephole-addsub.mir
…
peephole-cmp.mir
…
phi_prevent_copy.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
pic-load.ll
[ARM] Remove more unused check prefixes, NFC
2020-11-14 15:37:53 +00:00
postinc-distribute.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
scavenge-lr.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
schedm7-hazard.ll
[ARM] Add bank conflict hazarding
2020-12-23 14:00:59 +00:00
segmented-stacks.ll
…
setjmp_longjmp.ll
[NFC][Codegen] Autogenerate Thumb2/setjmp_longjmp.ll test
2021-06-24 21:35:05 +03:00
shift_parts.ll
…
srem-seteq-illegal-types.ll
Support {S,U}REMEqFold before legalization
2021-04-01 01:35:41 +03:00
stack_guard_remat.ll
Revert "[NFC] remove explicit default value for strboolattr attribute in tests"
2021-05-24 19:43:40 +02:00
store-prepostinc.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
t2-teq-reduce.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
t2peephole-t2ADDrr-to-t2ADDri.ll
…
t2sizereduction.mir
Revert "[NFC] remove explicit default value for strboolattr attribute in tests"
2021-05-24 19:43:40 +02:00
tail-call-r9.ll
…
tbb-removeadd.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
thumb2-adc.ll
…
thumb2-add2.ll
…
thumb2-add3.ll
…
thumb2-add4.ll
…
thumb2-add5.ll
…
thumb2-add6.ll
…
thumb2-add.ll
…
thumb2-and2.ll
…
thumb2-and.ll
…
thumb2-asr2.ll
…
thumb2-asr.ll
…
thumb2-bcc.ll
…
thumb2-bfc.ll
…
thumb2-bic.ll
…
thumb2-branch.ll
…
thumb2-call-tc.ll
…
thumb2-call.ll
…
thumb2-cbnz.ll
…
thumb2-clz.ll
…
thumb2-cmn2.ll
…
thumb2-cmn.ll
…
thumb2-cmp.ll
…
thumb2-cpsr-liveness.ll
…
thumb2-eor2.ll
…
thumb2-eor.ll
…
thumb2-execute-only-prologue.ll
…
thumb2-ifcvt1-tc.ll
…
thumb2-ifcvt1.ll
[SimplifyCFG] Tail-merging all blocks with ret terminator
2021-06-24 13:15:39 +03:00
thumb2-ifcvt2.ll
…
thumb2-ifcvt3.ll
…
thumb2-jtb.ll
…
thumb2-ldm.ll
…
thumb2-ldr_ext.ll
…
thumb2-ldr_post.ll
…
thumb2-ldr_pre.ll
…
thumb2-ldr.ll
…
thumb2-ldrb.ll
…
thumb2-ldrd.ll
…
thumb2-ldrh.ll
…
thumb2-lsl2.ll
…
thumb2-lsl.ll
…
thumb2-lsr2.ll
…
thumb2-lsr3.ll
…
thumb2-lsr.ll
…
thumb2-mla.ll
…
thumb2-mls.ll
…
thumb2-mov.ll
…
thumb2-mul.ll
…
thumb2-mulhi.ll
…
thumb2-mvn2.ll
…
thumb2-mvn.ll
…
thumb2-neg.ll
…
thumb2-orn2.ll
…
thumb2-orn.ll
…
thumb2-orr2.ll
…
thumb2-orr.ll
…
thumb2-pack.ll
…
thumb2-rev16.ll
…
thumb2-rev.ll
…
thumb2-ror.ll
…
thumb2-rsb2.ll
…
thumb2-rsb.ll
…
thumb2-sbc.ll
…
thumb2-select_xform.ll
…
thumb2-select.ll
…
thumb2-shifter.ll
…
thumb2-smla.ll
…
thumb2-smul.ll
…
thumb2-spill-q.ll
…
thumb2-str_post.ll
…
thumb2-str_pre.ll
…
thumb2-str.ll
…
thumb2-strb.ll
…
thumb2-strh.ll
…
thumb2-sub2.ll
…
thumb2-sub3.ll
…
thumb2-sub4.ll
…
thumb2-sub5.ll
…
thumb2-sub.ll
…
thumb2-sxt_rot.ll
…
thumb2-sxt-uxt.ll
…
thumb2-tbb.ll
…
thumb2-tbh.ll
…
thumb2-teq2.ll
…
thumb2-teq.ll
…
thumb2-tst2.ll
…
thumb2-tst.ll
…
thumb2-uxt_rot.ll
…
thumb2-uxtb.ll
[ARM] Remove unused check labels. NFC
2020-11-12 08:37:46 +00:00
tls1.ll
[test] Add explicit dso_local to definitions in ELF static relocation model tests
2020-12-30 15:47:16 -08:00
tls2.ll
…
tpsoft.ll
[SimplifyCFG] Tail-merging all blocks with ret terminator
2021-06-24 13:15:39 +03:00
umulo-64-legalisation-lowering.ll
…
umulo-128-legalisation-lowering.ll
Do not generate calls to the 128-bit function __multi3() on 32-bit ARM
2021-06-11 11:45:21 +01:00
unreachable-large-offset-gep.ll
…
urem-seteq-illegal-types.ll
Support {S,U}REMEqFold before legalization
2021-04-01 01:35:41 +03:00
v8_deprecate_IT.ll
…
v8_IT_1.ll
…
v8_IT_2.ll
…
v8_IT_3.ll
…
v8_IT_4.ll
[SimplifyCFG] Tail-merging all blocks with ret terminator
2021-06-24 13:15:39 +03:00
v8_IT_5.ll
…
v8_IT_6.ll
…
vmovdrroffset.ll
…
vqabs.ll
…
vqneg.ll
…