caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
ef9bcace834e63f25bbbc5e8e2b615f89d85fb2f
clang-p2996/llvm/lib/CodeGen/MachineVerifier.cpp
Michael Maitland dbd884cd3d [RISCV][GISEL] Add vector RegisterBanks and vector support in getRegBankFromRegClass 
Vector Register banks are created for the various register vector
register groupings. getRegBankFromRegClass is implemented to go from
vector TargetRegisterClass to the corresponding vector RegisterBank.
2023-11-15 15:08:29 -08:00

130 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink