1ab8b9ae15
Summary: Registers for tail call return should not be clobbered by callee. So we need a sub-class of SGPR_64 (excluding callee saved registers (CSR)) to hold the tail call return address. Because GFX and C calling conventions have different CSR, we need to define the sub-class separately. This work is an extension of D147096 with the consideration of GFX calling convention. Based on the calling conventions, different instructions will be selected with different sub-class of SGPR_64 as the input. Reviewers: arsenm, cdevadas and sebastian-ne Differential Revision: https://reviews.llvm.org/D148824
61 lines
3.2 KiB
LLVM
61 lines
3.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx908 -stop-after=finalize-isel -o - %s | FileCheck -check-prefix=GFX908 %s
|
|
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx90a -stop-after=finalize-isel -o - %s | FileCheck -check-prefix=GFX90A %s
|
|
|
|
; Make sure we only use one 128-bit register instead of 2 for i128 asm
|
|
; constraints
|
|
|
|
define amdgpu_kernel void @s_input_output_i128() {
|
|
; GFX908-LABEL: name: s_input_output_i128
|
|
; GFX908: bb.0 (%ir-block.0):
|
|
; GFX908-NEXT: INLINEASM &"; def $0", 1 /* sideeffect attdialect */, 7143434 /* regdef:SGPR_128 */, def %4
|
|
; GFX908-NEXT: [[COPY:%[0-9]+]]:sgpr_128 = COPY %4
|
|
; GFX908-NEXT: INLINEASM &"; use $0", 1 /* sideeffect attdialect */, 7143433 /* reguse:SGPR_128 */, [[COPY]]
|
|
; GFX908-NEXT: S_ENDPGM 0
|
|
; GFX90A-LABEL: name: s_input_output_i128
|
|
; GFX90A: bb.0 (%ir-block.0):
|
|
; GFX90A-NEXT: INLINEASM &"; def $0", 1 /* sideeffect attdialect */, 7143434 /* regdef:SGPR_128 */, def %4
|
|
; GFX90A-NEXT: [[COPY:%[0-9]+]]:sgpr_128 = COPY %4
|
|
; GFX90A-NEXT: INLINEASM &"; use $0", 1 /* sideeffect attdialect */, 7143433 /* reguse:SGPR_128 */, [[COPY]]
|
|
; GFX90A-NEXT: S_ENDPGM 0
|
|
%val = tail call i128 asm sideeffect "; def $0", "=s"()
|
|
call void asm sideeffect "; use $0", "s"(i128 %val)
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_input_output_i128() {
|
|
; GFX908-LABEL: name: v_input_output_i128
|
|
; GFX908: bb.0 (%ir-block.0):
|
|
; GFX908-NEXT: INLINEASM &"; def $0", 1 /* sideeffect attdialect */, 6094858 /* regdef:VReg_128 */, def %4
|
|
; GFX908-NEXT: [[COPY:%[0-9]+]]:vreg_128 = COPY %4
|
|
; GFX908-NEXT: INLINEASM &"; use $0", 1 /* sideeffect attdialect */, 6094857 /* reguse:VReg_128 */, [[COPY]]
|
|
; GFX908-NEXT: S_ENDPGM 0
|
|
; GFX90A-LABEL: name: v_input_output_i128
|
|
; GFX90A: bb.0 (%ir-block.0):
|
|
; GFX90A-NEXT: INLINEASM &"; def $0", 1 /* sideeffect attdialect */, 6422538 /* regdef:VReg_128_Align2 */, def %4
|
|
; GFX90A-NEXT: [[COPY:%[0-9]+]]:vreg_128_align2 = COPY %4
|
|
; GFX90A-NEXT: INLINEASM &"; use $0", 1 /* sideeffect attdialect */, 6422537 /* reguse:VReg_128_Align2 */, [[COPY]]
|
|
; GFX90A-NEXT: S_ENDPGM 0
|
|
%val = tail call i128 asm sideeffect "; def $0", "=v"()
|
|
call void asm sideeffect "; use $0", "v"(i128 %val)
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @a_input_output_i128() {
|
|
; GFX908-LABEL: name: a_input_output_i128
|
|
; GFX908: bb.0 (%ir-block.0):
|
|
; GFX908-NEXT: INLINEASM &"; def $0", 1 /* sideeffect attdialect */, 6029322 /* regdef:AReg_128 */, def %4
|
|
; GFX908-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY %4
|
|
; GFX908-NEXT: INLINEASM &"; use $0", 1 /* sideeffect attdialect */, 6029321 /* reguse:AReg_128 */, [[COPY]]
|
|
; GFX908-NEXT: S_ENDPGM 0
|
|
; GFX90A-LABEL: name: a_input_output_i128
|
|
; GFX90A: bb.0 (%ir-block.0):
|
|
; GFX90A-NEXT: INLINEASM &"; def $0", 1 /* sideeffect attdialect */, 6291466 /* regdef:AReg_128_Align2 */, def %4
|
|
; GFX90A-NEXT: [[COPY:%[0-9]+]]:areg_128_align2 = COPY %4
|
|
; GFX90A-NEXT: INLINEASM &"; use $0", 1 /* sideeffect attdialect */, 6291465 /* reguse:AReg_128_Align2 */, [[COPY]]
|
|
; GFX90A-NEXT: S_ENDPGM 0
|
|
%val = call i128 asm sideeffect "; def $0", "=a"()
|
|
call void asm sideeffect "; use $0", "a"(i128 %val)
|
|
ret void
|
|
}
|