LiaoChunyu b6ea46fe72 [RISCV] Add DAG combine to fold (sub 0, (setcc x, 0, setlt)) -> (sra x , xlen - 1) ...

The result of sub + setcc is 0 or 1 for all bits.
The sra instruction get the same result.

Reviewed By: craig.topper

Differential Revision: https://reviews.llvm.org/D147538

2023-04-07 08:59:28 +08:00

597 KiB

Raw Blame History

View Raw