caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
acd7a688fcd26ce4d72cecbddeddef788482e17e
clang-p2996/llvm/lib/Target/AMDGPU
History
Kazu Hirata acd7a688fc [llvm] Remove redundant calls to std::unique_ptr<T>::get (NFC) (#97778)
2024-07-06 16:48:32 +09:00
..
AsmParser
[AMDGPU] MCExpr-ify AMDGPU HSAMetadata (#94788)
2024-06-26 16:39:08 +01:00
Disassembler
[AMDGPU] Only reinitialize disassembler Bytes array when needed. NFC. (#96666)
2024-06-27 15:45:30 +01:00
MCA
[AMDGPU][SIInsertWaitcnts] Do not add s_waitcnt when the counters are known to be 0 already (#72830)
2023-12-15 12:33:32 +01:00
MCTargetDesc
[MC] Remove unused MCAsmLayout declarations and includes
2024-07-01 17:47:13 -07:00
TargetInfo
…
Utils
[AMDGPU] Fix DynLDS causing crash when LowerLDS is run at fullLTO pipeline (#96038)
2024-06-28 21:05:48 -05:00
AMDGPU.h
Reland "[NewPM][CodeGen] Port selection dag isel to new pass manager" (#94149)
2024-06-04 08:10:58 +08:00
AMDGPU.td
AMDGPU: Consolidiate f16 med3 patterns (#97399)
2024-07-02 12:26:11 +02:00
AMDGPUAliasAnalysis.cpp
…
AMDGPUAliasAnalysis.h
[IR] Don't include Module.h in Analysis.h (NFC) (#97023)
2024-06-28 14:30:47 +02:00
AMDGPUAlwaysInlinePass.cpp
[AMDGPU] Always Inline preserved analyses (#91198)
2024-05-09 06:17:01 -04:00
AMDGPUAnnotateKernelFeatures.cpp
…
AMDGPUAnnotateUniformValues.cpp
…
AMDGPUArgumentUsageInfo.cpp
AMDGPU: Add plumbing for private segment size argument (#96445)
2024-06-25 16:20:51 +02:00
AMDGPUArgumentUsageInfo.h
AMDGPU: Add plumbing for private segment size argument (#96445)
2024-06-25 16:20:51 +02:00
AMDGPUAsmPrinter.cpp
[IR] Add getDataLayout() helpers to Function and GlobalValue (#96919)
2024-06-28 08:36:49 +02:00
AMDGPUAsmPrinter.h
[AMDGPU] MCExpr-ify AMDGPU HSAMetadata (#94788)
2024-06-26 16:39:08 +01:00
AMDGPUAtomicOptimizer.cpp
[AMDGPU] Disable atomic optimization of fadd/fsub with result (#96479)
2024-07-03 11:35:51 +01:00
AMDGPUAttributes.def
…
AMDGPUAttributor.cpp
[Target] Use StringRef::operator== instead of StringRef::equals (NFC) (#91072) (#91138)
2024-05-05 13:43:10 -07:00
AMDGPUCallingConv.td
Revert "Update amdgpu_gfx functions to use s0-s3 for inreg SGPR arguments on targets using scratch instructions for stack #78226" (#86273)
2024-03-26 11:01:08 +01:00
AMDGPUCallLowering.cpp
[IR] Add getDataLayout() helpers to Function and GlobalValue (#96919)
2024-06-28 08:36:49 +02:00
AMDGPUCallLowering.h
…
AMDGPUCodeGenPassBuilder.cpp
Reland "[NewPM][CodeGen] Port selection dag isel to new pass manager" (#94149)
2024-06-04 08:10:58 +08:00
AMDGPUCodeGenPassBuilder.h
[NewPM][AMDGPU] Add CodeGenPassBuilder (#91040)
2024-05-19 15:57:02 +08:00
AMDGPUCodeGenPrepare.cpp
AMDGPU: Fix assert from wrong address space size assumption (#97267)
2024-07-02 23:18:25 +02:00
AMDGPUCombine.td
[AMDGPU] Fix typo in function name
2024-05-06 08:55:09 +01:00
AMDGPUCombinerHelper.cpp
AMDGPU/GlobalISel: Use correct type for intrinsic ID
2024-05-30 14:31:19 +02:00
AMDGPUCombinerHelper.h
…
AMDGPUCtorDtorLowering.cpp
[llvm] Replace calls to Type::getPointerTo (NFC)
2023-11-30 13:18:51 -06:00
AMDGPUCtorDtorLowering.h
…
AMDGPUExportClustering.cpp
…
AMDGPUExportClustering.h
…
AMDGPUFeatures.td
…
AMDGPUFrameLowering.cpp
…
AMDGPUFrameLowering.h
…
AMDGPUGenRegisterBankInfo.def
Silence illegal address computation warning (#83244)
2024-03-01 21:41:12 +05:30
AMDGPUGISel.td
AMDGPU: Support local atomicrmw fmin/fmax for float/double (#95590)
2024-06-18 18:34:34 +02:00
AMDGPUGlobalISelDivergenceLowering.cpp
[CodeGen][NewPM] Split MachinePostDominators into a concrete analysis result (#95113)
2024-06-12 14:29:22 +08:00
AMDGPUGlobalISelUtils.cpp
[AMDGPU] Remove hasAtomicFaddRtnForTy as it is not used anywhere (#82841)
2024-02-23 21:14:38 -05:00
AMDGPUGlobalISelUtils.h
[AMDGPU] Remove hasAtomicFaddRtnForTy as it is not used anywhere (#82841)
2024-02-23 21:14:38 -05:00
AMDGPUHSAMetadataStreamer.cpp
[IR] Add getDataLayout() helpers to Function and GlobalValue (#96919)
2024-06-28 08:36:49 +02:00
AMDGPUHSAMetadataStreamer.h
[AMDGPU] MCExpr-ify AMDGPU HSAMetadata (#94788)
2024-06-26 16:39:08 +01:00
AMDGPUIGroupLP.cpp
Revert "[llvm] Use llvm::sort (NFC) (#96434)"
2024-06-25 11:18:40 -07:00
AMDGPUIGroupLP.h
[AMDGPU] Do not attempt to fallback to default mutations (#83208)
2024-02-27 18:04:59 -08:00
AMDGPUImageIntrinsicOptimizer.cpp
[AMDGPU] Use llvm::none_of (NFC)
2024-01-24 00:27:37 -08:00
AMDGPUInsertDelayAlu.cpp
…
AMDGPUInsertSingleUseVDST.cpp
[AMDGPU] Exclude certain opcodes from being marked as single use (#91802)
2024-06-12 10:43:23 +01:00
AMDGPUInstCombineIntrinsic.cpp
[RFC][AMDGPU] Remove old llvm.amdgcn.buffer.* and tbuffer intrinsics (#93801)
2024-06-10 12:14:51 +01:00
AMDGPUInstrInfo.cpp
…
AMDGPUInstrInfo.h
AMDGPU/GlobalISel: Use correct type for intrinsic ID
2024-05-30 14:31:19 +02:00
AMDGPUInstrInfo.td
[AMDGPU] Add a trap lowering workaround for gfx11 (#85854)
2024-04-24 09:43:54 -04:00
AMDGPUInstructions.td
AMDGPU: Remove ds atomic fadd intrinsics (#95396)
2024-06-23 10:30:20 +02:00
AMDGPUInstructionSelector.cpp
AMDGPU/GlobalISel: Reorganize select switch cases
2024-06-30 10:28:58 +02:00
AMDGPUInstructionSelector.h
AMDGPU/GlobalISel: Reorganize select switch cases
2024-06-30 10:28:58 +02:00
AMDGPUISelDAGToDAG.cpp
[AMDGPU] Fix unwanted LICM/CSE of llvm.amdgcn.pops.exiting.wave.id (#96190)
2024-06-27 09:27:52 +01:00
AMDGPUISelDAGToDAG.h
[AMDGPU] Fix unwanted LICM/CSE of llvm.amdgcn.pops.exiting.wave.id (#96190)
2024-06-27 09:27:52 +01:00
AMDGPUISelLowering.cpp
[AMDGPU][DAG] Enable ganging up of memcpy loads/stores for AMDGPU (#96185)
2024-07-03 08:32:35 +02:00
AMDGPUISelLowering.h
AMDGPU: Support local atomicrmw fmin/fmax for float/double (#95590)
2024-06-18 18:34:34 +02:00
AMDGPULateCodeGenPrepare.cpp
[AMDGPU] Reland: Add IR LiveReg type-based optimization
2024-07-03 09:26:19 -07:00
AMDGPULegalizerInfo.cpp
AMDGPU/GlobalISel: Legalize atomicrmw fmin/fmax (#97048)
2024-07-03 23:30:05 +02:00
AMDGPULegalizerInfo.h
AMDGPU: Remove ds_fmin/ds_fmax intrinsics (#96739)
2024-06-27 15:35:24 +02:00
AMDGPULibCalls.cpp
Revert "AMDGPU: Use real copysign in fast pow (#97152)"
2024-07-01 20:54:50 +02:00
AMDGPULibFunc.cpp
[llvm] Use StringRef::{starts,ends}_with (NFC) (#74956)
2023-12-11 21:01:36 -08:00
AMDGPULibFunc.h
…
AMDGPULowerBufferFatPointers.cpp
[IR] Add getDataLayout() helpers to BasicBlock and Instruction (#96902)
2024-06-27 16:38:15 +02:00
AMDGPULowerKernelArguments.cpp
[IR] Add getDataLayout() helpers to Function and GlobalValue (#96919)
2024-06-28 08:36:49 +02:00
AMDGPULowerKernelAttributes.cpp
[IR] Add getDataLayout() helpers to Function and GlobalValue (#96919)
2024-06-28 08:36:49 +02:00
AMDGPULowerModuleLDSPass.cpp
Revert "[IR][NFC] Update IRBuilder to use InsertPosition (#96497)"
2024-06-24 18:00:22 +01:00
AMDGPUMachineCFGStructurizer.cpp
Use object directly instead of accessing ArrayRef (#83263)
2024-03-01 19:15:42 +05:30
AMDGPUMachineFunction.cpp
[AMDGPU] Add dynamic LDS size implicit kernel argument to CO-v5 (#65273)
2024-01-04 19:05:12 +05:30
AMDGPUMachineFunction.h
[AMDGPU] Add dynamic LDS size implicit kernel argument to CO-v5 (#65273)
2024-01-04 19:05:12 +05:30
AMDGPUMachineModuleInfo.cpp
[IR] Don't include Module.h in Analysis.h (NFC) (#97023)
2024-06-28 14:30:47 +02:00
AMDGPUMachineModuleInfo.h
[IR] Remove Function.h include from Analysis.h (NFC) (#97056)
2024-06-28 16:41:00 +02:00
AMDGPUMacroFusion.cpp
…
AMDGPUMacroFusion.h
…
AMDGPUMarkLastScratchLoad.cpp
[AMDGPU] Add mark last scratch load pass (#75512)
2024-01-18 09:36:44 +01:00
AMDGPUMCInstLower.cpp
…
AMDGPUMCInstLower.h
…
AMDGPUMIRFormatter.cpp
[AMDGPU] Introduce a pseudo mnemonic for S_DELAY_ALU in MIR. (#96004)
2024-06-20 15:59:08 -04:00
AMDGPUMIRFormatter.h
[AMDGPU] Introduce a pseudo mnemonic for S_DELAY_ALU in MIR. (#96004)
2024-06-20 15:59:08 -04:00
AMDGPUOpenCLEnqueuedBlockLowering.cpp
…
AMDGPUPassRegistry.def
Reland "[NewPM][CodeGen] Port selection dag isel to new pass manager" (#94149)
2024-06-04 08:10:58 +08:00
AMDGPUPerfHintAnalysis.cpp
…
AMDGPUPerfHintAnalysis.h
…
AMDGPUPostLegalizerCombiner.cpp
[NFC] Fix laod -> load typos. NFC
2024-06-21 09:26:44 +01:00
AMDGPUPredicateControl.td
[AMDGPU][TableGen][NFC] Combine predicates without using classes. (#82346)
2024-02-21 11:45:36 +00:00
AMDGPUPreLegalizerCombiner.cpp
[CodeGen][NewPM] Split MachineDominatorTree into a concrete analysis result (#94571)
2024-06-11 21:27:14 +08:00
AMDGPUPrintfRuntimeBinding.cpp
[IRBuilder] Don't include Module.h (NFC) (#97159)
2024-06-29 15:05:04 +02:00
AMDGPUPromoteAlloca.cpp
[AMDGPU][PromoteAlloca] Don't stop when an alloca is too big to promote (#93466)
2024-05-28 08:05:50 +02:00
AMDGPUPromoteKernelArguments.cpp
…
AMDGPUPTNote.h
…
AMDGPURegBankCombiner.cpp
[CodeGen][NewPM] Split MachineDominatorTree into a concrete analysis result (#94571)
2024-06-11 21:27:14 +08:00
AMDGPURegBankSelect.cpp
[CodeGen][NewPM] Split MachineDominatorTree into a concrete analysis result (#94571)
2024-06-11 21:27:14 +08:00
AMDGPURegBankSelect.h
…
AMDGPURegisterBankInfo.cpp
AMDGPU: Remove ds atomic fadd intrinsics (#95396)
2024-06-23 10:30:20 +02:00
AMDGPURegisterBankInfo.h
[AMDGPU] Make isScalarLoadLegal a member of AMDGPURegisterBankInfo. NFC.
2024-01-09 11:53:12 +00:00
AMDGPURegisterBanks.td
[AMDGPU][True16] Don't use the VGPR_LO/HI16 register classes. (#76440)
2023-12-28 11:48:25 +00:00
AMDGPURemoveIncompatibleFunctions.cpp
[AMDGPU] Introduce GFX9/10.1/10.3/11 Generic Targets (#76955)
2024-02-12 10:18:20 +01:00
AMDGPUResourceUsageAnalysis.cpp
[Target][AMDGPU] Fix TSan error on AMDGPU Target. (#79529)
2024-01-25 21:32:37 -08:00
AMDGPUResourceUsageAnalysis.h
[Target][AMDGPU] Fix TSan error on AMDGPU Target. (#79529)
2024-01-25 21:32:37 -08:00
AMDGPURewriteOutArguments.cpp
…
AMDGPURewriteUndefForPHI.cpp
[AMDGPU] Do not preserve UniformityInfo (#76696)
2024-01-02 13:42:56 +05:30
AMDGPUSearchableTables.td
AMDGPU: Remove ds_fmin/ds_fmax intrinsics (#96739)
2024-06-27 15:35:24 +02:00
AMDGPUSetWavePriority.cpp
…
AMDGPUSplitModule.cpp
[AMDGPU][SplitModule] Allow non-kernels to be treated as roots (#95902)
2024-06-24 08:46:53 +02:00
AMDGPUSplitModule.h
[NFC][AMDGPU] Make AMDGPUSplitModule a ModulePass (#95773)
2024-06-18 09:16:32 +02:00
AMDGPUSubtarget.cpp
[IR] Add getDataLayout() helpers to Function and GlobalValue (#96919)
2024-06-28 08:36:49 +02:00
AMDGPUSubtarget.h
[AMDGPU] Adding the amdgpu_num_work_groups function attribute (#79035)
2024-03-12 10:30:39 -07:00
AMDGPUTargetMachine.cpp
[AMDGPU] Reland: Add IR LiveReg type-based optimization
2024-07-03 09:26:19 -07:00
AMDGPUTargetMachine.h
Reapply [IR] Lazily initialize the class to pass name mapping (NFC) (#96321) (#96462)
2024-06-24 15:00:11 +02:00
AMDGPUTargetObjectFile.cpp
[llvm] Use StringRef::{starts,ends}_with (NFC) (#74956)
2023-12-11 21:01:36 -08:00
AMDGPUTargetObjectFile.h
…
AMDGPUTargetTransformInfo.cpp
[IR] Add getDataLayout() helpers to Function and GlobalValue (#96919)
2024-06-28 08:36:49 +02:00
AMDGPUTargetTransformInfo.h
[TTI] getArithmeticInstrCost - use std:nullopt to create default empty ArrayRef<const Value *> Args argument. NFC.
2024-04-24 10:51:18 +01:00
AMDGPUUnifyDivergentExitNodes.cpp
[AMDGPU] Do not preserve UniformityInfo (#76696)
2024-01-02 13:42:56 +05:30
AMDGPUUnifyDivergentExitNodes.h
…
AMDGPUUnifyMetadata.cpp
…
AMDKernelCodeT.h
…
BUFInstructions.td
AMDGPU: Handle legal v2bf16 atomicrmw fadd for gfx12 (#95930)
2024-06-25 17:45:34 +02:00
CaymanInstructions.td
…
CMakeLists.txt
Reland "[AMDGPU] Add AMDGPU-specific module splitting (#89245)"
2024-05-27 10:43:00 +02:00
DSDIRInstructions.td
AMDGPU: Use PseudoInstr to name SIMCInstr for DSDIR and SOPs, NFC (#87537)
2024-04-03 11:35:09 -07:00
DSInstructions.td
AMDGPU: Remove ds atomic fadd intrinsics (#95396)
2024-06-23 10:30:20 +02:00
EvergreenInstructions.td
DAG: Replace bitwidth with type in suffix in atomic tablegen ops (#94845)
2024-06-13 11:52:22 +02:00
EXPInstructions.td
[AMDGPU] Remove unnecessary predicates from aliases. NFC. (#91602)
2024-05-10 15:04:38 +01:00
FLATInstructions.td
AMDGPU: Fix no return atomicrmw fadd v2f16 selection for gfx908 (#96948)
2024-06-27 21:17:16 +02:00
GCNCreateVOPD.cpp
[AMDGPU] Fix implicit operands of VOPD cndmask instructions (#87788)
2024-04-16 10:14:15 +01:00
GCNDPPCombine.cpp
[AMDGPU] Support byte_sel modifier for v_cvt_f32_fp8 and v_cvt_f32_bf8 (#90887)
2024-05-02 12:03:51 -07:00
GCNHazardRecognizer.cpp
[AMDGPU] Remove some pointless fallthrough annotations
2024-05-01 16:04:35 +01:00
GCNHazardRecognizer.h
…
GCNILPSched.cpp
Add llvm::min/max_element and use it in llvm/ and mlir/ directories. (#84678)
2024-03-10 20:00:13 -07:00
GCNIterativeScheduler.cpp
[AMDGPU] Prefer lower total register usage in regions with spilling
2024-02-26 12:19:52 -08:00
GCNIterativeScheduler.h
…
GCNMinRegStrategy.cpp
…
GCNNSAReassign.cpp
[AMDGPU] Do not run GCNNSAReassign pass for GFX12 (#78185)
2024-01-17 15:22:48 +00:00
GCNPreRALongBranchReg.cpp
…
GCNPreRAOptimizations.cpp
…
GCNProcessors.td
[AMDGPU] Add a new target gfx1152 (#94534)
2024-06-06 12:16:11 -04:00
GCNRegPressure.cpp
[AMDGPU] Prefer lower total register usage in regions with spilling
2024-02-26 12:19:52 -08:00
GCNRegPressure.h
[AMDGPU] Prefer lower total register usage in regions with spilling
2024-02-26 12:19:52 -08:00
GCNRewritePartialRegUses.cpp
…
GCNSchedStrategy.cpp
[NFCI][AMDGPU] Try to use PressureDiff to Calculate RegPressure. (#94221)
2024-06-14 08:34:53 +02:00
GCNSchedStrategy.h
[NFCI][AMDGPU] Try to use PressureDiff to Calculate RegPressure. (#94221)
2024-06-14 08:34:53 +02:00
GCNSubtarget.h
AMDGPU: Handle legal v2bf16 atomicrmw fadd for gfx12 (#95930)
2024-06-25 17:45:34 +02:00
GCNVOPDUtils.cpp
[AMDGPU] Update VOP instructions for GFX12 (#74853)
2023-12-12 11:38:24 +01:00
GCNVOPDUtils.h
…
InstCombineTables.td
…
MIMGInstructions.td
[AMDGPU][MC] Support tfe operand in image_atomic instructions (#92469)
2024-05-29 15:55:58 -07:00
R600.h
…
R600.td
[AMDGPU][NFC] Extend PredicateControl to support True16 predicates. (#82245)
2024-02-20 11:37:44 +00:00
R600AsmPrinter.cpp
…
R600AsmPrinter.h
…
R600ClauseMergePass.cpp
…
R600CodeGenPassBuilder.cpp
[NewPM][AMDGPU] Add CodeGenPassBuilder (#91040)
2024-05-19 15:57:02 +08:00
R600CodeGenPassBuilder.h
[NewPM][AMDGPU] Add CodeGenPassBuilder (#91040)
2024-05-19 15:57:02 +08:00
R600ControlFlowFinalizer.cpp
…
R600Defines.h
…
R600EmitClauseMarkers.cpp
…
R600ExpandSpecialInstrs.cpp
…
R600FrameLowering.cpp
…
R600FrameLowering.h
…
R600InstrFormats.td
…
R600InstrInfo.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
R600InstrInfo.h
…
R600InstrInfo.td
…
R600Instructions.td
…
R600ISelDAGToDAG.cpp
Reland "[NewPM][CodeGen] Port selection dag isel to new pass manager" (#94149)
2024-06-04 08:10:58 +08:00
R600ISelLowering.cpp
[Target] Use getConstantOperandVal (NFC)
2024-01-14 00:53:29 -08:00
R600ISelLowering.h
…
R600MachineCFGStructurizer.cpp
[CodeGen][NewPM] Split MachinePostDominators into a concrete analysis result (#95113)
2024-06-12 14:29:22 +08:00
R600MachineFunctionInfo.cpp
…
R600MachineFunctionInfo.h
…
R600MachineScheduler.cpp
…
R600MachineScheduler.h
…
R600MCInstLower.cpp
…
R600OpenCLImageTypeLoweringPass.cpp
[IR] Don't include Module.h in Analysis.h (NFC) (#97023)
2024-06-28 14:30:47 +02:00
R600OptimizeVectorRegisters.cpp
[CodeGen][NewPM] Split MachineDominatorTree into a concrete analysis result (#94571)
2024-06-11 21:27:14 +08:00
R600Packetizer.cpp
[CodeGen][NewPM] Split MachineDominatorTree into a concrete analysis result (#94571)
2024-06-11 21:27:14 +08:00
R600Processors.td
…
R600RegisterInfo.cpp
…
R600RegisterInfo.h
…
R600RegisterInfo.td
…
R600Schedule.td
…
R600Subtarget.cpp
…
R600Subtarget.h
…
R600TargetMachine.cpp
[NewPM][AMDGPU] Add CodeGenPassBuilder (#91040)
2024-05-19 15:57:02 +08:00
R600TargetMachine.h
[NewPM][AMDGPU] Add CodeGenPassBuilder (#91040)
2024-05-19 15:57:02 +08:00
R600TargetTransformInfo.cpp
[IR] Add getDataLayout() helpers to Function and GlobalValue (#96919)
2024-06-28 08:36:49 +02:00
R600TargetTransformInfo.h
…
R700Instructions.td
…
SIAnnotateControlFlow.cpp
Revert "[IR][NFC] Update IRBuilder to use InsertPosition (#96497)"
2024-06-24 18:00:22 +01:00
SIDefines.h
MCExpr-ify amd_kernel_code_t (#91587)
2024-05-22 13:45:45 +01:00
SIFixSGPRCopies.cpp
[CodeGen][NewPM] Split MachineDominatorTree into a concrete analysis result (#94571)
2024-06-11 21:27:14 +08:00
SIFixVGPRCopies.cpp
…
SIFoldOperands.cpp
AMDGPU: Don't fold clamp/omod modifiers without nofpexcept (#95950)
2024-06-18 23:55:49 +02:00
SIFormMemoryClauses.cpp
…
SIFrameLowering.cpp
[AMDGPU] Reserved private memory register during PEI (#93536)
2024-05-29 15:10:44 +05:30
SIFrameLowering.h
Revert "[AMDGPU] Compiler should synthesize private buffer resource descriptor from flat_scratch_init" (#81234)
2024-02-09 09:57:38 +01:00
SIInsertHardClauses.cpp
[Codegen] Make Width in getMemOperandsWithOffsetWidth a LocationSize. (#83875)
2024-03-06 17:40:13 +00:00
SIInsertWaitcnts.cpp
[CodeGen][NewPM] Split MachinePostDominators into a concrete analysis result (#95113)
2024-06-12 14:29:22 +08:00
SIInstrFormats.td
[AMDGPU][NFC] Eliminate GCNPredicateControl. (#93964)
2024-05-31 16:28:43 +01:00
SIInstrInfo.cpp
AMDGPU: Don't fold clamp/omod modifiers without nofpexcept (#95950)
2024-06-18 23:55:49 +02:00
SIInstrInfo.h
[llvm] Remove redundant calls to std::unique_ptr<T>::get (NFC) (#97778)
2024-07-06 16:48:32 +09:00
SIInstrInfo.td
[AMDGPU][NFC] Make GFX*Gen records globally available. (#97291)
2024-07-01 16:09:56 +01:00
SIInstructions.td
AMDGPU: Consolidiate f16 med3 patterns (#97399)
2024-07-02 12:26:11 +02:00
SIISelLowering.cpp
AMDGPU: Fix no return atomicrmw fadd v2f16 selection for gfx908 (#96948)
2024-06-27 21:17:16 +02:00
SIISelLowering.h
[RFC][AMDGPU] Remove old llvm.amdgcn.buffer.* and tbuffer intrinsics (#93801)
2024-06-10 12:14:51 +01:00
SILateBranchLowering.cpp
[CodeGen][NewPM] Split MachineDominatorTree into a concrete analysis result (#94571)
2024-06-11 21:27:14 +08:00
SILoadStoreOptimizer.cpp
[AMDGPU] Promote immediate offset to atomics (#94043)
2024-06-06 12:05:51 -07:00
SILowerControlFlow.cpp
[CodeGen][NewPM] Split MachineDominatorTree into a concrete analysis result (#94571)
2024-06-11 21:27:14 +08:00
SILowerI1Copies.cpp
[CodeGen][NewPM] Split MachinePostDominators into a concrete analysis result (#95113)
2024-06-12 14:29:22 +08:00
SILowerI1Copies.h
AMDGPU/GlobalISelDivergenceLowering: select divergent i1 phis (#80003)
2024-02-05 14:07:01 +01:00
SILowerSGPRSpills.cpp
[AMDGPU] Fix end() iterator dereference in SILowerSGPRSpills (#88828)
2024-04-18 09:34:27 -05:00
SILowerWWMCopies.cpp
…
SIMachineFunctionInfo.cpp
AMDGPU: Add plumbing for private segment size argument (#96445)
2024-06-25 16:20:51 +02:00
SIMachineFunctionInfo.h
AMDGPU: Add plumbing for private segment size argument (#96445)
2024-06-25 16:20:51 +02:00
SIMachineScheduler.cpp
Add llvm::min/max_element and use it in llvm/ and mlir/ directories. (#84678)
2024-03-10 20:00:13 -07:00
SIMachineScheduler.h
…
SIMemoryLegalizer.cpp
[AMDGPU] Add amdgpu-as MMRA for fences (#78572)
2024-05-27 12:17:04 +02:00
SIModeRegister.cpp
[AMDGPU] Fix mode register pass for constrained FP operations (#90085)
2024-05-03 19:47:15 +02:00
SIModeRegisterDefaults.cpp
Reapply "AMDGPU: Implement llvm.set.rounding (#88587)" series (#91113)
2024-05-06 09:09:19 +02:00
SIModeRegisterDefaults.h
Reapply "AMDGPU: Implement llvm.set.rounding (#88587)" series (#91113)
2024-05-06 09:09:19 +02:00
SIOptimizeExecMasking.cpp
Reapply "Convert many LivePhysRegs uses to LiveRegUnits" (#84338)
2024-03-08 19:05:00 +05:30
SIOptimizeExecMaskingPreRA.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
SIOptimizeVGPRLiveRange.cpp
[CodeGen][NewPM] Split MachineDominatorTree into a concrete analysis result (#94571)
2024-06-11 21:27:14 +08:00
SIPeepholeSDWA.cpp
[AMDGPU] Reset kill flags for multiple uses of SDWAInst Ops
2024-07-01 09:14:02 -07:00
SIPostRABundler.cpp
…
SIPreAllocateWWMRegs.cpp
[AMDGPU] Remove SIWholeQuadMode pseudo wavemode optimization (#94133)
2024-06-12 15:51:40 +09:00
SIPreEmitPeephole.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
SIProgramInfo.cpp
[AMDGPU] MCExpr-ify AMDGPU HSAMetadata (#94788)
2024-06-26 16:39:08 +01:00
SIProgramInfo.h
[AMDGPU] MCExpr-ify AMDGPU HSAMetadata (#94788)
2024-06-26 16:39:08 +01:00
SIRegisterInfo.cpp
Revert "[AMDGPU]Optimize SGPR spills (#93668)"
2024-06-24 12:36:36 +05:30
SIRegisterInfo.h
[CodeGen] Make some includes explicit (NFC)
2023-11-24 14:43:18 +01:00
SIRegisterInfo.td
[AMDGPU][GFX12] Add support for new block ls instructions (#96273)
2024-06-21 20:12:18 +02:00
SISchedule.td
AMDGPU: Correct cycle counts for f64 mfma on gfx940 (#83782)
2024-03-06 09:36:01 +05:30
SIShrinkInstructions.cpp
AMDGPU: Materialize bitwise not of inline immediates (#95960)
2024-06-22 00:40:59 +02:00
SIWholeQuadMode.cpp
[AMDGPU] Remove SIWholeQuadMode pseudo wavemode optimization (#94133)
2024-06-12 15:51:40 +09:00
SMInstructions.td
[AMDGPU] Do not override PseudoInstr in SMEM Pseudo definitions. NFC.
2024-06-04 17:30:10 +01:00
SOPInstructions.td
[AMDGPU][NFC] Make GFX*Gen records globally available. (#97291)
2024-07-01 16:09:56 +01:00
VIInstrFormats.td
…
VINTERPInstructions.td
[AMDGPU][NFC] Rename the clamp modifier definition to follow the prevailing convention. (#94353)
2024-06-04 16:31:27 +01:00
VOP1Instructions.td
[AMDGPU] Extend permlane16, permlanex16 and permlane64 intrinsic lowering for generic types (#92725)
2024-06-26 09:24:09 +05:30
VOP2Instructions.td
[AMDGPU] Extend readlane, writelane and readfirstlane intrinsic lowering for generic types (#89217)
2024-06-25 14:35:19 +05:30
VOP3Instructions.td
[AMDGPU] Extend permlane16, permlanex16 and permlane64 intrinsic lowering for generic types (#92725)
2024-06-26 09:24:09 +05:30
VOP3PInstructions.td
Add mad support for v_pk_* 16 bit integer (#95104)
2024-06-13 16:46:40 +01:00
VOPCInstructions.td
[AMDGPU] Exclude certain opcodes from being marked as single use (#91802)
2024-06-12 10:43:23 +01:00
VOPDInstructions.td
[AMDGPU] Update VOP instructions for GFX12 (#74853)
2023-12-12 11:38:24 +01:00
VOPInstructions.td
[AMDGPU][NFC] Make GFX*Gen records globally available. (#97291)
2024-07-01 16:09:56 +01:00