64972834c1
This is mostly a copy of the AArch64PostLegalizerLoweringPass, except it removes all of the AArch64 combines. This pass allows us to lower instructions after the generic post-legalization combiner has had a chance to run. We will be adding combines to this pass in future patches.
45 lines
1.7 KiB
LLVM
45 lines
1.7 KiB
LLVM
; RUN: llc -mtriple=riscv64-- -debug-pass=Structure %s -o /dev/null 2>&1 \
|
|
; RUN: -verify-machineinstrs=0 -O0 -global-isel \
|
|
; RUN: | FileCheck %s --check-prefixes=ENABLED,NOFALLBACK,ENABLED-O0
|
|
|
|
; RUN: llc -mtriple=riscv64-- -debug-pass=Structure %s -o /dev/null 2>&1 \
|
|
; RUN: -verify-machineinstrs=0 -global-isel \
|
|
; RUN: | FileCheck %s --check-prefixes=ENABLED,NOFALLBACK,ENABLED-O1
|
|
|
|
; RUN: llc -mtriple=riscv64-- -debug-pass=Structure %s -o /dev/null 2>&1 \
|
|
; RUN: -verify-machineinstrs=0 -global-isel -global-isel-abort=2 \
|
|
; RUN: | FileCheck %s --check-prefixes=ENABLED,FALLBACK,ENABLED-O1
|
|
|
|
; RUN: llc -mtriple=riscv64-- -debug-pass=Structure %s -o /dev/null 2>&1 \
|
|
; RUN: -verify-machineinstrs=0 \
|
|
; RUN: | FileCheck %s --check-prefixes=DISABLED
|
|
|
|
; ENABLED: IRTranslator
|
|
; ENABLED-NEXT: Analysis for ComputingKnownBits
|
|
; ENABLED-O0-NEXT: RISCVO0PreLegalizerCombiner
|
|
; ENABLED-O1-NEXT: MachineDominator Tree Construction
|
|
; ENABLED-NEXT: Analysis containing CSE Info
|
|
; ENABLED-O1-NEXT: RISCVPreLegalizerCombiner
|
|
; ENABLED-NEXT: Legalizer
|
|
; ENABLED-O1-NEXT: MachineDominator Tree Construction
|
|
; ENABLED-O1-NEXT: RISCVPostLegalizerCombiner
|
|
; ENABLED-NEXT: RISCVPostLegalizerLowering
|
|
; ENABLED-NEXT: RegBankSelect
|
|
; ENABLED-NEXT: Analysis for ComputingKnownBits
|
|
; ENABLED-O1-NEXT: Lazy Branch Probability Analysis
|
|
; ENABLED-O1-NEXT: Lazy Block Frequency Analysis
|
|
; ENABLED-NEXT: InstructionSelect
|
|
; ENABLED-NEXT: ResetMachineFunction
|
|
|
|
; FALLBACK: RISC-V DAG->DAG Pattern Instruction Selection
|
|
; NOFALLBACK-NOT: RISC-V DAG->DAG Pattern Instruction Selection
|
|
|
|
; DISABLED-NOT: IRTranslator
|
|
|
|
; DISABLED: RISC-V DAG->DAG Pattern Instruction Selection
|
|
; DISABLED: Finalize ISel and expand pseudo-instructions
|
|
|
|
define void @empty() {
|
|
ret void
|
|
}
|