caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
1daf2994de49d1ecba4bee4e6842aa8a564cbc96
clang-p2996/llvm/test/CodeGen/MIR/X86
History
Nick Desaulniers b053359892 [X86InstrInfo] support memfold on spillable inline asm (#70832) 
This enables -regalloc=greedy to memfold spillable inline asm
MachineOperands.

Because no instruction selection framework marks MachineOperands as
spillable, no language frontend can observe functional changes from this
patch. That will change once instruction selection frameworks are
updated.

Link: https://github.com/llvm/llvm-project/issues/20571
2023-11-29 08:18:51 -08:00
..
auto-successor.mir
…
basic-block-liveins.mir
…
basic-block-not-at-start-of-line-error.mir
…
block-address-operands.mir
…
branch-folder-with-debug.mir
…
branch-folder-with-label.mir
Revert "Revert "[X86] Remove patterns for ADC/SBB with immediate 8 and optimize during MC lowering, NFCI""
2023-05-19 22:21:56 +08:00
branch-probabilities.mir
…
call-site-info-error1.mir
…
call-site-info-error2.mir
…
call-site-info-error3.mir
…
call-site-info-error4.mir
…
callee-saved-info.mir
…
cfi-def-cfa-offset.mir
…
cfi-def-cfa-register.mir
…
cfi-offset.mir
…
constant-pool-item-redefinition-error.mir
…
constant-pool.mir
…
constant-value-error.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
copyIRflags.mir
…
dbg-value-list.mir
…
dead-register-flag.mir
…
def-register-already-tied-error.mir
…
diexpr-win32.mir
…
duplicate-memory-operand-flag.mir
…
duplicate-register-flag-error.mir
…
early-clobber-register-flag.mir
…
empty0.mir
Add triples or specify REQUIRES: default_triple to some tests
2018-01-27 23:31:09 +00:00
empty1.mir
Add triples or specify REQUIRES: default_triple to some tests
2018-01-27 23:31:09 +00:00
empty2.mir
Add triples or specify REQUIRES: default_triple to some tests
2018-01-27 23:31:09 +00:00
escape-function-name.ll
[YAML] Add support for non-printable characters
2017-12-18 17:38:03 +00:00
exception-function-state.mir
MIR: Serialize a few bool function fields
2022-04-15 20:31:07 -04:00
expected-align-in-memory-operand.mir
…
expected-alignment-after-align-in-memory-operand.mir
…
expected-basic-block-at-start-of-body.mir
…
expected-block-reference-in-blockaddress.mir
…
expected-comma-after-cfi-register.mir
…
expected-comma-after-memory-operand.mir
…
expected-different-implicit-operand.mir
…
expected-different-implicit-register-flag.mir
…
expected-function-reference-after-blockaddress.mir
Untangle the mess which is MachineBasicBlock::hasAddressTaken().
2022-08-16 16:15:44 -07:00
expected-global-value-after-blockaddress.mir
…
expected-integer-after-offset-sign.mir
…
expected-integer-after-tied-def.mir
…
expected-integer-in-successor-weight.mir
…
expected-load-or-store-in-memory-operand.mir
…
expected-machine-operand.mir
…
expected-metadata-node-after-debug-location.mir
…
expected-metadata-node-after-exclaim.mir
…
expected-metadata-node-in-stack-object.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
expected-named-register-in-allocation-hint.mir
…
expected-named-register-in-callee-saved-register.mir
…
expected-named-register-in-functions-livein.mir
…
expected-named-register-livein.mir
…
expected-newline-at-end-of-list.mir
…
expected-number-after-bb.mir
…
expected-offset-after-cfi-operand.mir
…
expected-pointer-value-in-memory-operand.mir
…
expected-positive-alignment-after-align.mir
…
expected-power-of-2-after-align.mir
…
expected-register-after-cfi-operand.mir
…
expected-register-after-flags.mir
…
expected-size-integer-after-memory-operation2.mir
…
expected-size-integer-after-memory-operation.mir
…
expected-stack-object-function-context.mir
MIR: Serialize FunctionContextIdx in MachineFrameInfo
2022-04-22 11:07:41 -04:00
expected-stack-object.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
expected-subregister-after-colon.mir
…
expected-target-flag-name.mir
…
expected-tied-def-after-lparen.mir
…
expected-value-in-memory-operand.mir
…
expected-virtual-register-in-functions-livein.mir
…
external-symbol-operands.mir
…
fastmath.mir
[X86] Model MXCSR for all SSE instructions
2019-10-30 15:07:49 -07:00
fixed-stack-di.mir
OpaquePtr: Bulk update tests to use typed byval
2020-11-20 14:00:46 -05:00
fixed-stack-memory-operands.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
fixed-stack-object-redefinition-error.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
fixed-stack-objects.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
frame-info-save-restore-points.mir
…
frame-info-stack-references.mir
…
frame-setup-instruction-flag.mir
…
function-liveins.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
generic-instr-type.mir
…
global-value-operands.mir
…
immediate-operands.mir
…
implicit-register-flag.mir
…
inline-asm-registers.mir
[X86] Support EGPR (R16-R31) for APX (#70958)
2023-11-09 23:39:40 +08:00
inline-asm-rm-exhaustion.mir
[X86InstrInfo] support memfold on spillable inline asm (#70832)
2023-11-29 08:18:51 -08:00
inline-asm.mir
[MIR] Repurposing '$' sigil used by external symbols. Replacing with '&'.
2018-01-10 00:56:48 +00:00
instr-cfi-type.mir
…
instr-heap-alloc-operands.mir
…
instr-pcsections.mir
…
instr-symbols-and-mcsymbol-operands.mir
…
instructions-debug-location.mir
…
invalid-constant-pool-item.mir
…
invalid-debug-location.mir
…
invalid-metadata-node-type.mir
…
invalid-target-flag-name.mir
…
invalid-tied-def-index-error.mir
…
jump-table-info.mir
…
jump-table-redefinition-error.mir
…
killed-register-flag.mir
…
large-cfi-offset-number-error.mir
…
large-immediate-operand-error.mir
…
large-index-number-error.mir
…
large-offset-number-error.mir
…
large-size-in-memory-operand-error.mir
…
lit.local.cfg
[NFC][Py Reformat] Reformat lit.local.cfg python files in llvm
2023-05-17 17:03:15 +02:00
liveout-register-mask.mir
…
load-with-max-alignment.mir
…
machine-basic-block-operands.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
machine-instructions.mir
…
machine-metadata-error.mir
[MIRParser] Add machine metadata.
2021-06-28 22:29:36 -04:00
machine-metadata.mir
…
machine-verifier-address.mir
…
machine-verifier.mir
…
memory-operands.mir
…
metadata-operands.mir
…
mir-canon-hash-bb.mir
…
mir-namer-hash-frameindex.mir
…
mircanon-flags.mir
…
missing-closing-quote.mir
…
missing-comma.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
missing-implicit-operand.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
named-registers.mir
…
newline-handling.mir
…
null-register-operands.mir
…
pr38773.mir
…
register-mask-operands.mir
…
register-operand-class-invalid0.mir
…
register-operand-class-invalid1.mir
…
register-operand-class.mir
…
register-operands-target-flag-error.mir
…
renamable-register-flag.mir
…
roundtrip.mir
…
simple-register-allocation-hints.mir
…
spill-slot-fixed-stack-object-aliased.mir
…
spill-slot-fixed-stack-object-immutable.mir
…
spill-slot-fixed-stack-objects.mir
…
stack-object-debug-info.mir
[MIR] Add support for debug metadata for fixed stack objects
2018-04-25 18:58:06 +00:00
stack-object-invalid-name.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
stack-object-operand-name-mismatch-error.mir
…
stack-object-operands.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
stack-object-redefinition-error.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
stack-objects.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
standalone-register-error.mir
…
subreg-on-physreg.mir
…
subregister-index-operands.mir
…
subregister-operands.mir
…
successor-basic-blocks-weights.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
successor-basic-blocks.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
tied-def-operand-invalid.mir
…
tied-physical-regs-match.mir
…
undef-register-flag.mir
…
undefined-fixed-stack-object.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
undefined-global-value.mir
…
undefined-ir-block-in-blockaddress.mir
…
undefined-ir-block-slot-in-blockaddress.mir
…
undefined-jump-table-id.mir
…
undefined-named-global-value.mir
…
undefined-register-class.mir
…
undefined-stack-object.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
undefined-value-in-memory-operand.mir
…
undefined-virtual-register.mir
…
unexpected-type-phys.mir
…
unknown-instruction.mir
…
unknown-machine-basic-block.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
unknown-metadata-keyword.mir
…
unknown-metadata-node.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
unknown-named-machine-basic-block.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
unknown-register.mir
…
unknown-subregister-index-op.mir
…
unknown-subregister-index.mir
…
unreachable_block.ll
…
unrecognized-character.mir
…
variable-sized-stack-object-size-error.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
variable-sized-stack-objects.mir
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
virtual-register-redefinition-error.mir
…
virtual-registers.mir
…
zero-probability.mir
Add 'REQUIRES: default_triple' to test/CodeGen/MIR/X86/zero-probability.mir
2018-11-07 23:33:55 +00:00