Sam Tebbs
fb8dbd1fb6
[AArch64] Remove copy in SVE/SME predicate spill and fill ( #81716 )
...
7dc20ab introduced an extra COPY when spilling and filling a PNR
register, which can't be elided as the input (PNR predicate) and output
(PPR predicate) register classes differ. The patch adds a new register
class that covers both PPR and PNR so that STR_PXI and LDR_PXI can
take either of them, removing the need for the copy.
2024-04-09 16:17:27 +01:00
..
2024-01-03 18:27:04 +00:00
2023-11-03 15:00:54 +00:00
2023-11-02 17:17:20 +00:00
2023-11-20 08:37:52 +00:00
2024-01-03 09:49:47 +00:00
2024-01-03 09:49:47 +00:00
2024-04-09 16:17:27 +01:00
2023-10-26 16:09:59 +01:00
2024-01-03 09:56:34 +00:00
2024-02-11 20:21:29 -08:00
2024-02-11 20:21:29 -08:00
2023-08-29 11:07:12 -07:00
2024-02-19 00:57:48 -08:00
2023-10-20 16:20:12 +01:00
2024-01-24 13:12:03 +00:00
2024-01-24 13:12:03 +00:00
2024-02-09 15:22:09 -08:00
2024-01-24 13:12:03 +00:00
2024-02-21 10:05:50 +00:00
2023-12-20 15:43:17 +00:00
2023-12-22 10:06:06 +00:00
2023-12-22 14:40:29 +00:00
2023-12-22 14:40:29 +00:00
2023-12-22 14:40:29 +00:00
2023-12-21 18:09:31 +00:00
2023-12-21 18:09:31 +00:00
2023-12-22 13:54:21 +00:00
2023-11-28 16:39:39 +00:00
2023-11-28 16:39:39 +00:00
2023-11-28 16:39:39 +00:00
2023-12-22 14:40:29 +00:00
2024-02-11 20:21:29 -08:00
2023-12-20 15:43:17 +00:00
2024-02-28 13:03:35 -08:00
2023-11-21 10:33:11 -08:00
2024-03-22 15:17:06 +01:00
2024-03-28 08:57:27 +00:00
2024-01-10 15:12:42 -08:00
2023-12-11 00:28:23 +03:00
2023-09-29 15:34:31 -07:00
2024-01-27 22:20:08 -08:00
2024-01-27 22:20:08 -08:00
2024-02-06 13:32:00 +00:00
2023-11-16 12:21:12 +01:00